USlIlg cCllnprehensive device simulations, pertormance enhancement of suh-IOOnm strained Si MOSFETs has becn iIlI'estigated. Circuit behayior of eonventional Si, stl'lllned Si. cOl1\'entional Si SOl and strained SOl ring nscillator, has been assessed.
I. Intmtiuctilln
The scaling of Si MOSFETs beyond the 90nm technology node rcquires perfonnance iJoosters in order to satisl�' the requirements of the International Technologv Roadmap for Semiconductors (lTRS) [IJ.
Among the potential solutions outlined in the 2003 edition (1 L tram;port enhanced FETs utilizing strained Si (5S1) channel arc a mongst the more mature technologies, haying already demonstrated enhanced device and circuit perl(unmnce [2, 3 .4,5,6] .
Tlus pap0f studies device performance and circuit beha\'lOf of sub-J OOnm strained Si CMOS employing a (;omprehcnsivc simlliation mcthodolog:.'. The simulations, using wl11merciul simulator MEDICI 171 with Drift Dil'i'usioll (DJ)) and Hydrodynamic (HD) models and our Ensemble Monte Carlo (EMC) simulator, arc bused on the calIbrations in respect of sub-IOOnm 1/-and p-type Si :llld SSi MOSFETs fabricated by IBM [2, 8] .
2_ Dc\'icc structure and simulation methodology
The SSi device structures used in this study are based on the 67nm clTeeti\'e gate length IBM devices, which arc lilus/rateu in figure I featuring a SSi/SiGe heterostructure. The comentional Si (Si) devices, which arc used for comparison, have the same device dimensi(ms and doping profiles as their S5i counterparts.
The 67n111 n-tYpe IBM strained Si MOSFET has a 2.2nm
SiO: gate dielectric and a IOnm SSi channel gro\\TI on a relaxed Si(J.s,ciell l l buller. The 67n111 effective gate length p-typc IBM SSi MOSFET features a 90mn pillsical gate length and 11 SSi/Slo "Geo:s heterostructure.
The band structure along a vertical slice through the middle of deyice is illustrated in figure I . where the band ,)fl:,,: t, at i,,)th thc conduction a;d valence bands are inducedlw the strain in the channel. roughness (IR) (10) . The simulator has been carefully calibrated a ga inst transport behavior in bulk SSi.
3, Device performance of 5ub-lOOnm SSi MOSFETs
The calibrated 67nm n-type Si and SSi device structure is then used within ou r EMC simulator, which is able to reproduce the experimental device characteristics using a calibrated interface roughness model, as ShO\-\11 in tigure 3. The interface roughness s�uttering. model, using the RMS height,and correlation length (CL) along with an exponential auto-covariance SPCCtlUll1 to describe the interface, has been calibrated against the universal mobility behavior of Si and SSi [II] . A slightly smoother SSi/SiO:.interface with longer CL is llsed in order to achieve agreement with the reported experimental data [2] . Reduced interface fOugJmess scattering for S8i MOSFETs contributes significantly to the observed perfOftTh1nCe enhancement for these devices. It is clear that interface roughness signiticantly affects the carrier transport within the channel, limiting device pt:rronnance at high field. The average channel velocity \\'ith calibrated roughness parameters in the SSi device is higher than in the Si device and is responsible for the 984 perfomlance enhancement observed in SSi MOSFET.
X-Direction DilllL'n;;ioll (nrll) MOSFETs. An n-type Si MOSFET fabricated by Toshiba [12] , with a 35nm physical gate length and 1,2run gate oxide (relative permittivity==4.75), was used as the It is found that a process induced strain equivalent to the strain induced by using a relaxed SiD. [I] . The SSi and Si devices show similar behavior in the subthreshold regime during scaling. The de\"ices behave well across all gate-lengths studied, with subthreshold slopes from 85 to llOmV Idecade and a threshold "oltage roll-off of around 120mV The off-state <.:urrents of the scaled devices are shown in Figure 6 . All of these important parameters meet or surpass the requirements of the ITRS roadmap. The drive current il1l;reases with scnling for both sets of devices and the current enhancement factor between the SSi and Si MOSFETs increases by 10% when the gate length is scaled from 90n111 to 35nm. This is due to appreciable \'doeil�' overshoot in the SSi devices as a result of the increased hole relaxation time in strained Si. Further impl"llYcments in device performance maybe obtained by increaslllg the Oe content from 28% to 40%. in the suh�trate_ i.r!., haying higher degree of strain in the <.:hannel, whi ch reduces inter-valley scattering and impro\"cs hole mobility in the SSi [14] .
-'. Circuit hcha\ior of' SSi CMOS
The calibrated 67nm etTedive IBM n-type and p-type Si and SSi MOSFETs are then used to construct 3-stage 985 ring oscillators COSCs). The device width is set to 2).lm and 111m for the p-type and n-type devices respectively in order to balanc e the drive currents of the p-and 1Hype
MOSFETs. The DDM mixed mode simulations with MEDICI [7] are used to assess the circuit behavior of the investigated discrete devices. deere,]:;e:;. the circuit delay of both cii-buits is increased .
As CL increases, the increa se of the SSi circuits delay is slower than that of the Si circuit delay, indicating a perfonn(lnce enhanccment greater than 20% for the SSi c;ircuit with a realistic lond capacitance is expected as compared to the Si circuit. SOl de'.'ices ma�' he used to furt her improve the circUlt perJ"(}rmance, in addition to the SSi technology.
.l\s a simple test case. we have used a buried SiO: layer within the 67nl11 IBM devices to form conventional Si SOl (SOl) and strained sal (SSOI) MOSFETs. The boch' thicknesses of these SOl devices equal to the s"u�ce/drain junction dcpth of the originul 67nm bulk MUSFETs. Figure 10 cpmpares the circuit dclays and the Po\\cr-dclay products of (he eOl1\'cntional bulk Si lSi), strained hulk Si (SSi), cOlwentional Si sar (SOO and strained Si SOl (SSOI) unloaded 3-stage ring-oscillntors. It is (;kar that the SOl circuits exhibit si g niticanl perfornwnce enhancement with lower power consumption as compared to their bulk counterparts. A combination of SSi channel and SOl device stmctures delivers significant performance enhancements with a 100\er energ\'/power consumption as compared to their hulk countcrpart".
986 Figure 10 . Comparisons of the circuit dela:>'.'; and power-deluy products of the 67nm Si, SSi, SOl and SSOI CMOS un loaded 3-stage oses.
Conclusions
Simulations of strained Si MOSFETs with gate lengths scaled down to an etTeetive gate length of 25 I111 1 have shown well-control!ed short channel cffects and enhanced performance over Si MOSFETs. The strained Si 3 -stage ring oscillator exhibits "'20% performance enhancement over Si circuits. Silicon on Insulator (SOl) (Si nnd SSi)deli"ering even greater performance enhancements and consumes less power, thus leading to a promising future for Si based CMOS applications.
